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ABSTRACT 
In this paper, we present a routing mechanism and buffer allocation mechanism 
for an ATM switching fabric. Since the fabric will be used to transfer multimedia 
traffic, it should provide a guaranteed throughput and a bounded latency. We 
focus on the design of a suitable routing mechanism that is capable of fulfilling 
these requirements and is free of deadlocks. We will describe two basic concepts 
that can bc used to implement deadlock-free routing. Routing of messages i  
closely related to buffering. W'e have organized the buffers into parallel FIFO's, 
cach representing a virtual ine. In this way, we not only have solved the problem 
of head of line blocking, but wc can also give real-time guarantees. Wc will show 
that for local high-speed networks, it is more advantageous to havc a proper 
flow control than to have large buffers. Although the virtual line concept can 
have a low buffer utilization, the transfcr efficiency can be higher. The virtual 
line concept allows adaptive routing. The total throughput of the network can be 
improved by using alternative routes. Adaptive routing is attractive in networks 
where alternative routes are not much longer than the initial route(s). The 
network of the switching fabric is built up from switching elements interconnected 
in a Kautz topology. 
i. INTRODUCTION 
In the past decade, we have seen a revolution in VLSI technology. 
The transmission and switching technologies have rapidly advanced to 
higher speeds; it is now technically feasible to build networks with gigabit 
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throughput. Field programmable gate arrays (FPGA) is a technology that 
not only allows gate arrays to be reprogrammed an unlimited number of 
times, but also has on-chip static memory (the X4000 family of Xilinx). 
Using programmable elements gives us the opportunity to learn from ex- 
periences on prototypes and to adapt the architecture. 
We arc currently building a prototype network using these off-the-shelf 
technologies. Our goal is to build a local area network that supports multi- 
media applications. These applications require not just high transmission 
speeds, but also small end-to-end latency with little variation, a guaranteed 
throughput, graceful degradation under heavy workloads, and performance 
that is both fair and predictable. Low-latency services are necessary for 
voice and video transfer, process control, remote sensing, etc. The data for 
these services is usually worthless if it does not arrive in time. A video se- 
quence, for instance, must be retrieved at a high and constant rate; frames 
retrieved too late are no longer useful and can be ignored. An additional 
problem is the synchronization of different media. These applications re- 
quire real-time and reliable communications where certain strict deadlines 
must be met. 
The bandwidth of many existing networks is by far not enough for dis- 
tributed multimedia pplications. Their throughput and latency are be- 
coming a bottleneck in demanding real-time applications. One reason is 
that these networks use a single shared path for their communication. 
Point-to-point networks are usually organized as star-shaped networks, 
in which all stations are connected by dedicated links to a central switch- 
ing fabric. A connection between two stations is established through the 
switching fabric. The main advantages of point-to-point networks are that 
they offer an aggregate network bandwidth that can be much larger than 
the throughput of a single link, and have a high availability by allowing 
multiple paths. The interfaces in the stations can be simple and low cost 
(most of the complexities arc contained wittfin the switching fabric) and 
the design is relatively independent of the technology of the physical ayer 
of the links. If there arc multiple paths in the switching fabric, the connec- 
tions will experience a higher availability. 
In this paper 1, we present a network that can be used to transfer mul- 
timedia traffic with the above requirements. 
1Some results obtained about the communication infrastructure in tile Pegasus 
research project [5] are prc~ented in this paper. The Pegasus project is a project 
of the Universiti~ of Twente and Cambridge, supported by the European Comnm- 
nities Esprit Programme through BRA project 6586. It is partially supported by 
the Cambridge Olivetti Research Laboratory and a grant from Digital Equipment 
Corporation. 
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2. DEADLOCK-FREE ROUTING MECHANISMS 
Asynchronous transfer mode (ATM) has emerged as a leading technique 
for high-speed packet switching. In packet-switched networks, packets 
are exchanged over communication channels between nodes. In order to 
provide an arbitrary and fully dynamic connectivity in a static network of 
nodes, routing mechanisms must be implemented, which provide the prop- 
agation of data from node to node. Routing information is contained in 
each packet, such that it can be routed from source to destination. 
A method that is very suitable for ATM packet switching is wormhole 
routing. With this method, all packets of a message are routed on the 
same path from source to destination. During connection setup, a path 
from source to destination is claimed for that message. Wormhole routing 
prevents the ordering of packets from being altered. 
Depending on the network topology to which it is applied, routing may 
be subject to deadlock problems. Deadlocks occur when wc can identi .fy a 
cyclic buffer waiting graph, for example, when none of the packets in the 
network can advance towards its location, because the necessary queue for 
that packet on thc ncxt node is already fllll. 
In this section, we will describe two basic concepts for deadlock-free 
routing. YVe will show that a virtual line concept suits very well our de- 
man(is of a multimedia network, and that it has a low complexity. The 
main design issue is how to organize the buffers. 
2.1. MAIN CONCEPTS 
There exist a number of deadlock-free routing algorithms. Most algo- 
rithms are based on the use of static buffcr graphs whose structure nsures 
that deadlock situations cannot occur. Taking cycle-free buffer graphs will 
bc sufficient to prcvent thc occurrence of any circularity in resource (i.e., 
buffer) requests. 
A basic concept in deadlock prevention is to guarantee a path in r.he 
network. If every message injected in the network follows one of its guar- 
anteed paths, deadlock cannot occur since there are no directed loops in 
the buffer graph. We will describe two main concepts. 
• Class climbing is a general concept which is often used. When a pro- 
cess (e.g., a task that sends a message from source to destination) 
has rank r, that is, it has already obtained resources of class r, it 
may only request resources of classes higher than r. Figurc 1 gives 
an example. Therc must be sufficient classes of resources (buffers) 
to sat is~ the rank in the network. The number of buffers requircd 
per node depends on the maximum number of hops possible in the 
network, which in its turn depends on the network topology and on 
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Fig. 1. Class climbing concept. 
the routing properties. Several schemes have been proposed in the 
literature for constructing buffer graphs and to assign ranks: virtual 
graphs, valley counting, hops-so-far (hop counting), etc. These ap- 
proaches can restrict the routing of packets: they reduce the number 
of paths that a packet may take [1]. The length of the path can be 
hmger than the shortest path; such a route implies more latency. 
Another approach is to use a connection oriented network service. 
The basic concept is to guarantee a path in the network. If every 
message injected in the network follows one of its guaranteed paths, 
deadlock cannot occur since there are no directed loops in the buffer 
graph. The method of nosy worms [10] can be used for this approach. 
During the connection phaae, at every node needed to form the vir- 
tual communication channel, enough buffers are reserved to support 
the connection. These buffers will only be released when the con- 
nection is terminated. Messages tart, off by being buffered at their 
sending node. Each message attempts to establish a connection with 
the destination ode by forming an unbroken path across intermit- 
tent nodes. If a block or a failure is encountered along the route, the 
message gives up by recoiling back to the sender, thus avoiding dead- 
lock. If there are alternative routes, other routes can be tried. Once a 
connection is made, the entire message is transferred from source to 
destination, where it is buffered again before it is off-loaded to the 
receiving system. In fact, this is a kind of circuit switching. The main 
disadvantage of this approach is that it has a low buffer utilization. 
Circuit switching is often used in combination with virtual channels, 
2.2. VIRTUAL LINES 
An important decision to make is how to organize the buffers. We assume 
that all buffers are organized as FIFO's. A dynamic buffer structure, which 
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Fig. 2. Virtual line concept. 
is commonly used in software solutions, seems not easy to implement in 
hardware. A more or less static buffer structure is easier to implement. 
One important problem associated with buffering is the severe throughput 
degradation due to head of line (HOL) blocking. Whenever a FIFO is filled 
with data that cannot be forwarded, all the data which enter later will be 
blocked also. 
In this context, we have to make a trade-off between performance and 
buffer utilization. When the buffers are organized as (one or more) large 
FIFO's, the efficiency of these buffers can be high, since all buffer space 
can be used. From a performance point of view, a better approach is to 
use parallel buffers. 
A switch may organize the input buffers by associating them with vir- 
tual lines, i.e., a connection between sender and receiver. Virtual net- 
works; implementing a number of virtual lines on one physical ink, w~ 
first introduced as a technique to avoid deadlocks in networks. Virtual 
lines decouple allocation of buffers from allocated lines by providing mul- 
tiple buffers for each channel in the network. A blocked message, even 
one that extends through several links (e.g., in case of wormhole rout- 
ing), blocks only one virtual line and can be overtaken by messages in 
other virtual lines. Figure 2 shows as an example the line buffers of five 
nodes. 
Dally [2] showed that virtual networks increase the connectivity of net- 
works and have performance advantages as well. The disadvantage is that 
buffer utilization is low. However, as the cost of memories is fairly low, it 
seems more important o realize an efficient data transfer than to have a 
high buffer utilization. 
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Since the total available buffer space is divided into many small buffers, 
we need to have an efficient flow control mechanism to prevent buffer over- 
flow. In ATM, flow control has been omitted. Bandwidth is allocated in 
such a way that statistically tile mnount of buffering is sufficient most of 
the time. Cells that arrive at an input port with full buffers are discarded; 
evidently not a subtle method, but necessary to avoid deadlock. This lack 
of flow control h~ been adopted for simplicity reasons; it is very difficult 
to implement a flow control over high-speed links bridging large distances. 
In a local network environment, however, such as within a switching fab- 
ric, it is possible to perform a proper flow control. The main advantage 
of an efficient flow control is that there is no longer need for huge buffers 
that are capable of dealing with the high-speed networks. Moreover, even 
with large buffers, it is not possible to prevent loss of cells. With speeds 
of 100 Mb per second and more, even large memories will be filled quickly. 
Adding the number of buffers (lines) is a more efficient use of storage than 
adding depth to a buffer. 
2.3. CONCLUSION 
The most important difference between the two concepts is the buffer- 
ing. The class climbing concept uses large buffers that can be used by all 
connections, whereas the virtual line concept uses small buffers in which 
each buffer belongs to one connection. Other properties are: 
• Tile nulnbcr of simultaneous connections using virtual lines is re- 
stricted to the number of buffers. The class climbing concept, how- 
ever, supports an unlimited number of connections. 
• There is an automatic workload distribution duc to the nosy worms 
protocol. If the shortest route contains a contented node, ~he algo- 
rithm will automatically select another (node disjoint) route. 
• Both methods arc deadlock-free. When all virtual lines of a link from a 
route from source to destination are already claimed, the nosy worms 
protocol bounces back to the source, thereby avoiding deadlocks. The 
source will then try another oute. 
• The virtual lines have a bounded latency. The class climbing concept 
cannot give any bandwidth guarantees. 
• The buffer utilization of virtual lines is poor. The memory is split 
up into many lines. The lines can only use their allocated memory, 
even though other lines have buffers available. However, the virtual 
line concept has not the intention to solve local bandwidth problems 
of a high-speed network with large memory storage, because ven 
large memories will be filled quickly. Tile buffer utilization of class 
climbing is high, but suffers from HOL blocking. 
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3. THE RATTLESNAKE PORT CONTROLLER 
In this section, we will give some details about the prototype switch 
called Rattlesnake. The switch consists of a number of switching elements 
interconnected via bidirectional links. The switching elements are con- 
figured in a Kautz network topology [4] because of its valuable proper- 
ties. Particularly, Kautz graphs have a small diameter, a fixed and a small 
degree [3]. 
Each switching element is connected to a port controller (called snake 
control). The external inks of tile port controller are point-to-point links 
(>100 Mbit/s) using the ATM transfer mode. These links are connected 
to a (work)station or a server. The port controller has local memory 
in which the ATM (:ells coming from and going to the serial link are 
buffered. 
The communication architecture should provide a guaranteed through- 
put, and a bounded latency. Therefore it must be able to establish real- 
time connections. We realize this with bandwidth reservation using virtual 
channels. A connection between two arbitrary stations is made via two or 
rnore switching elements in the switching fabric. A message generated by a 
source station travels through these switching elements to reach a destina- 
tion station. The switching elements forward messages from an input link 
to ~m output link, as directed by the destination address in each message 
header. 
3.1. RATTLESNAKE ROUTING AND BUFFERING 
Tile port controller is connected to a switching element (SE) [6] that 
supports real-time connections with other SEs. A SE has three input links 
and three output links; each link contains 16 small buffers. These buffers 
are used to implement 16 ~irtual channels on one physical ink. Note that 
the term "chaunel" is directly related to the physical connection between 
SEs, where~ tile term "line" is related to the connection between port 
controllers. In a switching element, only a few flits are buffered. A flit is 
the smallest unit of data and is in our case 32 bits. When establishing a 
connection from source to destination, each SE assigns az~ input channel 
and an output channel for this circuit. To find a connection from source 
SE to destination SE, a wormhole routing mechanism is used. W'ormhole 
routing operates by advancing the head of a packet directly from incoming 
to outgoing channels. As soon as a node examines tile header flit, of a 
message, it selects the next channel on the route and begins forwarding flits 
down that channel. The path of a logical connection is set for the duration 
of a connection. This means that messages of a certain connection will 
always follow the same path through the switch. 
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In the design of the snake controller, we also use a kind of wormhole 
routing, called virtual line routing [8]. In the snake controller, packets (i.e., 
ATM cells) are buffered. The buffer space is located in off-chip memory. 
This rnemory is divided into a number of buffer queues, called virtual lines. 
The snake controller uses the virtual channels of the switching clement 
(SE) to make real-time connections to other snake controllers (SC's). The 
virtual lines are put on top of the virtual channels of a SE. So on each 
virtual channel between SE's, there can be several virtual lines from a SC. 
The circuit-switched connections between SC's may be to the neighbor SE, 
but it may also traverse several SE's before reaching the next SC. In this 
way, it is possible to create a highway between SC's with a high mutual 
communication load. 
A path from souree of destination is established by reserving and linking 
the virtual lines in each intermediate SC on the path. The packets are 
transferred on a hop-by-hop basis from SC to SC until the destination 
is reached. Each cell is first received by a SC in its full lcn~h at each 
intermediate SC between source and destination, and then it is transmitted 
to tile next SC. If a failure or a blocking condition is encountered along 
tile route, the setup message gives up by recoiling back to the sender, 
thus avoiding deadlock. Another (node disjoint) route can be tried. 2 This 
leads to an adaptive routing mechanism that routes around congestions and 
faults. Adaptive routing is attractive in networks where alternative routes 
are not much longer than the first route(s). The averaged hop lengths in 
our prototype network of 108 nodes in a Kautz topology of the first, second, 
and third route arc, respectively, 3.5, 4.9, and 5.2 hops [8]. 
By this combination of circuit switching and packet switching, we have 
created a hybrid transfer mode. We have combined the real-time circuit- 
switched network between SE's with the flexibility of packet switching be- 
tween SC's. Applications generating hard real-time data are able to reserve 
a circuit-switched connection from source to destination. Less demanding 
applications, such ~ file transfers, may use the packet-switched compo- 
nent of tile transfer mode. The hybrid switching mode appears to be 
particularly attractive for networks that have to support dissimilar traf- 
fic of both continuous and bursty types generated by heterogeneous ers, 
such as networks for multimedia traffic. A circuit-switched connection can 
be used to satisfy the stringent real-time and latency constraints for con- 
tinuous traffic, and the packet connection carl be used for non-real-time 
traffic. 
2The probability of a cormection message r aching its dcstinatiorl depends primarily 
on the chances of finding an unbroken chain of channels. [7] gives simulation results 
showing that these chances are improved by using a low-diameter network (e.g., Kautz), 
using alternative routes, and by using virtual channels. 
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3.2. SNAKE CONTROL ARCHITECTURE 
Figure 3 shows the global view of a node. Each node contains a switch, 
a snake control, and two memories. One memory is the line memory, where 
data of the network can be stored. The other memory is tile table memory, 
which is used for administration storage. 
The communication between the host and its network node is based on 
ATM cells. When a host transmits an ATM cell to the node, thc port 
controller will store the cell in the virtual line queue that was reserved 
for the ATM virtual channel (indicated by the VCI in the header of the 
ceil). A virtual line connection between port controllers is put on top of the 
virtual channels of a SE. Therefore a virtual line identifier (VLI) contains 
three elements: outgoing link number, virtual channel number, and the line 
number on the channel. 
Tile snake controller splits up ATM cells coming from the stations into 
flits and transmits them to its switching element. A fl it consists in our 
case of 32 bits data and 8 bits identification. The identification consists of 
a 4-bit virtual channel number and 4 bits type. In addition to this data 
path, there is a 1-bit reverse status path that can be used to implement a
flow control mechanism. The flow control can prevent loss of cells due to 
buffer overflow not just within the SE, but also within thc SCs. 
Figure 4 shows the internal organization of a snake controller. It has 
640 parallel line queues. These queues arc used to implement he virtual 
lines. When establishing a connection from source to destination, each 
SC assigns a line queue for this circuit. The routing information (i.e., the 
selected outlink, tile virtual channel to be used, and the virtual line) is 
J ?l 
control 
host interface 
Fig. 3. Structure of a network node. 
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stored in a mapping table.. Each entry in the table contains the new virtual 
channel number, tile selected outlink, and the line on the virtual channel. 
This information is used for tile connection with the ncxt SE. Each entry in 
the mapping table has only local significance and identifies the local virtual 
line translation. 
The receiving snake control receives the flit data and the corresponding 
virtual channel and the inlink number. This information is used to index 
the table to generate the new virtual line. This line is used to select the 
required line queues. 
3.3. SCHEDULI,VG 
] 'he scheduler of the sending snake control has the most important and 
difficult task: it must sclect a flit of an ATM cell that must be transmitted 
to the next SE. 
On one virtual channel, the SC will transmit whole ATM cells only. 
A complete cell is transmitted, interleaved with cells of other channels, 
before the next line of the same channel will be scheduled. The current 
implementation of tile scheduler uses a simple round robin mechanism to 
select a line that contains an ATM cell. The scheduler is the most critical 
part of the SC design with respect o the implementation limitations in 
time and space. In the current implementation, it must choose from 80 
virtual channels, and within each virtual channel it must schedule 8 lines. 
Tile scheduling problem is split up into two layers. First~ a virtual channel 
A ROUTING MECHANISM FOR ATM NETWORKS 39 
channel 
r 
channel 
virtual line 
active lines 
line 
Fig. 5. Scheduling. 
for a link in scheduled, and second, a line of that  channel is scheduled (see 
F igure 5). 
• The channel scheduler" is implementcd with a F IFO of 80 deep. The 
F IFO contains channels that  have an ATM cell in a line queue. Every 
t ime an ATM packet is received from either the host or from another  
port  control ler, the channel will be put  on top of the F IFO.  Such a 
F IFO can be implemented with on-chip memory. 
• The line scheduler uses a bit array" to admin is t rate  the status of the 
lines, indicat ing which lines are active of that  channel. This status,  
together  with ti le current line, gives the next ~t ive  line. This line 
is stored in a lookup table containing the current ly  active lines of 
a channel. 
The scheduler will select one line and read one flit from the queue. ] 'h is  
line will be offered to the SE or to the host. When the flit is dest ined for 
the SE and it has not yet t ransmi t ted  the end of ti le ATM cell, t i le line 
will be put  on top of ti le F IFO again. A scheduled line that  is dest ined for 
ti le host will t ransmit  a whole ATM cell. 
3.4. CONNECTION SETUP 
The connect ion setup procedure requires connections on two layers. 
F i rst ,  it requires the circuit-switched connection between SE's. These 
connect ions are used as point - to-point  connections bet, wcen SC's. Such 
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a connection in general reaches the neighbor SE only, but it may pass sev- 
eral SE's. The circuit is used to transfer the packets of various virtual lines. 
Hard real-time connections can have their own private circuit from source 
to destination. The circuit-switched connections arc static: once they are 
set up, they remain intact for a long period. The wormhole routing mech- 
anism is used to reserve buffers in a SE. 
The second connection layer is a packet-switched end-to-end connec- 
tion between the source and destination of the message. The packets 
are transmitted on a hop-by-hop basis through one or several SC's be- 
fore reaching the destination. The packet-switched connections are more 
dynamic: the connection will be released after a message transfer is com- 
pleted. In this way, the line buffers are released and can be used for 
other connections. The packet-switched connections also use the worm- 
hole routing mechanism. This requires that each node of the path has 
a free line. Only when all the nodes of the path can reserve a virtual 
line can a connection be established. When a node has no free line, 
this node must inform all the preceding nodes which did reserve a vir- 
tual line, so that they can cancel the reservation. Only the lmst node 
of the connection can return a status indicating that the connection is 
established. 
To find a path from source to destination, we take advantage of the 
self-routing property of Kautz networks. The host which will set up a 
connection must generate a connection setup request cell. This cell con- 
tains the route to be followed, called the routing tag. The consecutive 
digits of the routing tag are interpreted stage-by-stage. If this connection 
setup effort fails because one of the links of the path is already completely 
reserved, the host will try an alternative route. 
The path of a logical connection is set for the duration of a connection. 
This means that messages of a certain connection will always follow the 
same path through the switching fabric until it receives a release cell. The 
SC will transmit he release (:ell to the other SC's downstream. 
3.5. IMPLEMENTATION 
The architecture of the port controller uses several memories. These 
memories are used to implement the lookup tables, the scheduling FIFO's, 
the line queues, and some local administration. Most of the basic ele- 
ments of the SC operate concurrently to meet the timing requirements 
needed to handle the high-speed bandwidth rates. The transmission of 
a cell to the external ink operates imultaneously with the reception of 
a cell from the link. Likewise, the transmission and reception of fits to 
and from the SE also occur simultaneously. Simultaneous ~cess to tables 
A ROUTING MECHANISM FOR ATM NETWORKS 41 
and FIFO's is rcquired to achieve these operations. One shared mem- 
ory would create an enormous bottleneck that can only be solved us- 
ing a wide data path, or very high-speed memories. A better way is to 
use separate memories. We make extensive use of the distributed mem- 
ories inside the Xilinx X4000 FPGA [11]. Due to the small capacity of 
these memories, they can only be used to implement several small tables. 
The large tables and the line queues are implemented using two external 
memories. 
The prototype printed circuit board with one network node contains two 
Xilinx PG4010 FPGA's to implement the switching element and the snake 
control, and two memories of" 2 Mbytes connected to the snake control. A 
switch has three input and three output links each with nine wires. These 
wires can be selected unidirectional or bidirectional. The interface with the 
node computers is provided using TAXI links, a 
This prototype board allows us to do experiments with and perfor- 
mance measurements of several transmission modes, bandwidth reserva- 
tion, scheduling, routing for non-real-time traffic, link protocols, multicast, 
etc. We use VHDL as a design tool and a VHDL synthesizer f om VIEW- 
logic [9] to generate the configuration code for the Xilinx chips. 
4. CONCLUSION 
In this paper, wc have presented the architecture of a network suitable 
for hard real-time multimedia pplications. This ATM network uses a mod- 
ified nosy worm protocol for setting up connections. Once a connection is
established, it guarantees a bounded latency. We make use of" virtual lines 
to improve the performance and to avoid communication deadlocks. 
The buffering of the messages is main topic. We have organized the 
buffers as parallel FIFO's, each representing virtual line. In this way, 
we have not only solved the problem of HOL blocking, but we can also give 
real-time guarantees. Wc have shown that for local high-speed networks, 
it is more advantageous to have a proper flow control than to have large 
buffers. Although the virtual line concept can have a low buffer utilization, 
the transfer efficiency can be higher. 
The virtual line concept allows adaptive routing. The total throughput 
of the network can be improved by using alternative routes. Adaptive 
routing is attractive in networks where alternative routes are not much 
longer than tile first route(s). 
A prototype of the switching fabric is implemented with standard 
FPGA's. ~Ve use two external memories and several on-chip memories 
3V~re use the Fairile transmission board designed by the University of Cambridge. 
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to imp lement  the var ious tables and F IFO 's .  Th is  al lows us to access the  
memor ies  concur rent ly  and meet  the t iming  requi rements .  The  design of 
the  swi tch ing fabric w i th  FPGA's  makes it possible to exper iment  w i th  
swi tch ing mode,  rout ing strategy,  and schedul ing pol icy in a mul t imed ia  
env i ronment .  
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